

Engineering high aspect-ratio silicon nanostructures

R. Tkach^{1,2} , D. Averin^{1,2} , A. Belarouci^{*} 

¹Univ Lyon, Ecole Centrale de Lyon, INSA de Lyon, Université Claude Bernard Lyon1, CPE Lyon, CNRS, INL, UMR 5270, Ecully 69130, France

²National Technical University of Ukraine, Peremohy Ave, 37, Kyiv, Ukraine, 03056

*e-mail: ali.belarouci@ec-lyon.fr

(Received August 10, 2023; received in revised form October 10, 2023; accepted November 7, 2023)

There has been huge interest in synthesizing silicon nanomaterials for various applications ranging from electronics to biology due to their attractive properties. For many device applications, it is pivotal to control the morphology and dimensions of silicon-based nanomaterials while considering a continuous demand for higher resolution and large aspect ratio. Such prerequisites concomitant with scalability, reliability, low cost and compatibility with existing manufacturing processes are not trivial to fulfill, bringing a need to develop nanofabrication techniques. In this regard, the work proposed in this paper involves the advancement of a top-down fabrication approach called “Metal-assisted Chemical Etching (MACE)” which has the potential to overcome the current limitations of 1D and 3D semiconductor nanomanufacturing processes. Large-area high density vertical silicon nanowire arrays are fabricated by this technology. Two-dimensional silica colloidal crystal template or laser interference lithography are used to create gold metal nanohole arrays on a silicon substrate, which enables to precisely control the final diameter of the nanowires. The formation of ordered silicon nanowire arrays is due to selective and highly anisotropic etching of silicon induced by the gold patterned mask.

Key words: Silicon nanowire, metal-assisted chemical etching, nanosphere lithography, laser interference lithography

PACS numbers: 85.40.Hp; 82.45.Vp.

Introduction

Crystalline silicon (c-Si) is the leading material for the electronics and photovoltaics industries today. This salient position proceeds from a unique combination of electronic [1], electro-mechanical [2], thermo-electric [3], optical [4], and electro-optic [5] properties. Integration and economy of scale are the two major elements in the technological achievement of Si. The huge abundance on earth combined with its low-cost, the silicon is tremendously valuable compared to other semiconductors. Furthermore, its optimal band gap (1.12 eV) for room temperature operation, the stability, the easy and finely controlled realization of silicon oxide, favors the processing flexibility to integrate more than 10^8 transistors on a single chip. These properties have enabled the electronics industry to follow Moore’s law for over four decades, pushing the development of silicon technology to its present maturity. This yields incredible processing capability and high-speed device performance. The device downsizing

involves longer, more power- and time-consuming interconnections, in addition to a more complex circuit design. The interconnection bottleneck due to RC delays is already existent today. New physical phenomena demonstrated at the nanoscale promoted the emerging of Si based nanostructures for tomorrow’s technologies. The investigation of nanostructures unveils distinct characteristics and subsequently many advantages for practical applications compared to their bulk counterparts [6]. When the size of structures attains the nanoscale, the ratio of surface to volume builds up drastically and consequently the physicochemical properties of nanomaterials are modified and can be adjusted by surface effects. In the past decade, a significantly amount of developments has been made in the field of one-dimensional nanostructures. In particular, silicon nanowires (Si NWs) have proven to be good candidates for applications in nanoscale electronics [7], ultrasensitive sensors [8], photovoltaics [9], photonics [10], and a variety of other devices. The ability to decrease their lateral dimensions down to

diameters comparable or smaller than characteristic lengths, including the wavelength of photons, the mean free path of phonons, and the diffusion lengths of photoexcited carriers [11], leads to unique features observed in the physical properties of the nanowires, which have been reported in different subdisciplines of physics and chemistry [12]. Consequently, it is critical to synthesize SiNWs with controlled diameter, morphology, crystalline orientation and quality, and strain as they have a direct impact on the physicochemical properties of the nanostructures (e.g., optical, electrical, and adsorption characteristics of ions or molecules) [13,14]. Also, for many device applications such as field-effect Transistors (FET) [15], fabrication of two-dimensional (2D) arrays of vertically aligned uniform SiNWs is a preeminent requirement. Considerable efforts have been devoted to developing controlled synthesis of SiNWs by various approaches such as vapor liquid-solid (VLS) growth [16], laser ablation [17], thermal evaporation decomposition [18] and lithography related etching method [19,20]. The VLS technique exploiting metal droplets as catalyst is one of the most prevalent bottom-up methods for the epitaxial growth of SiNWs. These droplets, typically gold, are heated above the Au-Si eutectic point while a background flux of Si, the Au droplets become saturated with Si atoms, and nanowires grow below the droplet. Although relatively well-characterized, the use of this technique faces many challenges, such as metal in-diffusion due to high growth temperature introducing defects and reducing minority carrier lifetime, limiting final device performance. In addition, vertical epitaxial growth of SiNWs on Si (100) wafers, which are conventionally used in current CMOS technology, still remains a challenge due to the preferred growth directions of SiNWs to $\langle 111 \rangle$, $\langle 112 \rangle$, and $\langle 110 \rangle$ [21]. Tight control over the diameter and spacing of SiNWs is rather difficult to achieve unless location of metal nanoparticles is lithographically defined on the substrate. In addition to the different bottom-up fabrication methods cited previously, several alternative top-down approaches exist. Using standard silicon processing, a sequence of lithography and etching, often employing electron-beam lithography and reactive ion etching has been considered to fabricate vertical SiNWs out of a silicon wafer. As an alternative to reactive-ion etching, metal-assisted chemical etching (MaCE) [22] of silicon has attracted increasing attention recently. In this approach, silicon is wet-chemically etched under the presence of a noble metal salt in the etching solution which acts as a catalyst to the Si dissolution. MaCE has been successfully applied to produce tilted

and zigzag nanowires [23], nanocones [24], helical holes [25], cycloidal [26] and spiral trenches [27]. While this fabrication method has the advantages of simplicity, large scale, and low cost, it does not allow reliable control over wire diameter and spacing inherent in the random distribution of metal particles on the silicon surface by electroless deposition. Yet, programmable assembly of nanowires into ordered arrays is essential for realizing integrated circuits from the synthetic nanowires. The predictable synthesis and controllable assembly of Si nanowires will enable the creation of functional devices. By combining patterned thin metallic layer and catalytic etching large-scale fabrication of SiNW arrays with controlled location can be achieved [28]. During etching, this perforated metal film will etch down into the silicon producing vertical silicon nanowires at the locations of the holes in the metal film.

In this paper, we report on a simple technique to generate large-area silicon nanowire arrays with controlled size, orientation, and packing density with a high throughput by the combination of nanosphere or laser interference lithography and metal-assisted chemical etching.

2 Lithographic approaches to fabricate well-ordered metallic meshes

In order to validate the application of metal-assisted chemical etching to nanostructure-based devices, it is essential to be able to demonstrate a controlled fabrication of Si nanostructures. Metal-assisted etching used in combination with various film-patterning techniques has been employed to fabricate high-aspect-ratio one-dimensional silicon nanostructures including both pore and wire arrays.

In this section, the various lithographic techniques used to create patterned catalyst films are described. The main techniques include nanosphere lithography and laser interference lithography.

Nanosphere lithography (NSL):

Nanosphere lithography, also known as “colloidal lithography” [29], “shadow nanosphere lithography” [30], and “natural lithography” [31] is a cost- and time-effective technique for the fabrication of well-ordered large-area arrays of nanostructures. This method is often considered as a hybrid between the bottom-up approach (due to the self-organization of the colloidal spheres in close packed lattice) and the top-down approach (due to the obtention of dots/structured layers such as in a conventional lithography technique). A typical NSL process involves the following stages in various order (i)

template preparation (ii) template modification (iii) metal/dielectric deposition and (iv) lift-off process [32]. Template preparation is based on a self-assembled array of spheres, which serve as a lithographic mask or template for various subsequent deposition, etching, or imprinting processes [33]. Under appropriate conditions, the disordered colloids form an ordered, stable, and static structure. The disordered system tends to adopt the lowest Gibbs free energy available to them [34]. Consequently, the self-assembly of spherical particles results in hexagonal close-packed (hcp) or face-centered cubic lattices. Thus, nanometer-sized periodic objects with highly symmetrical shapes can be created [35]. The study of NSL can be traced back to 1981, when Fischer and Zingsheim reported the formation of an ordered monolayer on a glass plate [36]. They simply deposited a suspension of colloidal spheres with a diameter of 312 nm and allowed it to evaporate. They obtained small-area particle monolayers. However, the focus of their work was the replication of submicroscopic patterns using visible light and not fabrication of lithographic colloidal masks. A year later, Deckman and Dunsmuir [30] prepared a monolayer of spherical particles by electrostatic adsorption and spin-coating approaches and used it as a lithography template to evaporate nanostructured material through the perforations between spherical particles. In 1995, Hulthen and Duynen renamed the method “nanosphere lithography” [37]. The pioneering works focused on

the fabrication of disconnected nano-triangle arrays by vertical metal deposition on nanosphere masks, with the ultimate goal of developing biosensors based on surface enhanced Raman spectroscopy [38]. In 1997, Haginoya *et al.* introduced a derivative of the classical NSL technique where they demonstrated the fabrication of nanohole arrays by shrinking the size of individual polystyrene (PS) particles while preserving their location in the array using reactive ion etching (RIE) [39].

Our process to fabricate well-ordered metallic mesh consists of five steps being schematically displayed in figure 1. We use 4-inch silicon which is cut into 20 x 20 mm² pieces and further cleaned in a RCA solution to remove organics. The resulting hydrophilic chips are then spin-coated with a close-packed monolayer of 400nm silica nanospheres. Subsequently, the size of the silica spheres is reduced by an oxygen plasma RIE process, transferring the close-packed silica spheres into non-close-packed ones. In the next step, a noble nickel – gold metal film with respective thicknesses of 1.5nm and 15nm are deposited by e-beam evaporation onto the Si substrate with the non-close-packed PS sphere as a mask. Finally, the nanospheres are removed by brief ultrasonication in DI water for 3 min. This process results in a continuous layer of noble metal with an ordered hexagonal array of holes. The diameter of the holes is determined by the remaining diameter of the RIE-etched silica spheres.




Figure 1 – Overview of the main steps used during the fabrication of the metallic mesh by NSL: A nanosphere monolayer is self-assembled and the size of the silica colloids (400nm originally) can be adjusted by an etching step. The metallic film is then deposited onto the substrate and the nanospheres are removed (scale bars are 500 nm).

Laser Interference Lithography (LIL):

In the fabrication of array of nanosphere masks, defects and domain structures are inevitable. This lithography process repeatedly lacks long range order due to the propensity to nucleate uncorrelated domains on the surface yielding edge defects and small grain boundaries. As a result, it is very difficult to fabricate defect-free Si nanowire arrays using this technology. An alternative method for the fabrication of metallic patterned templates is laser interference lithography where two or more coherent laser beams interfere on a substrate covered with a photoresist

film [40]. LIL is a fast, simple and inexpensive, mask-less technique which can be used to fabricate periodic defect free nanostructures with exceptional pattern flexibility and high resolution over large areas [41].

There are two principal configurations for LIL: the Lloyd's mirror interferometer used for high resolution, and the dual beam interferometer, used for large areas. In our experiment, the exposure was carried out using Lloyd's mirror setup [42] as it is less sensitive to fluctuations and easier to align (figure 2).




Figure 2 – Schematic of Lloyd's mirror interferometer for laser interference lithography

A 10mW, 266nm UV laser is used as a light source. A spatial filter with an UV objective lens and a 10 μ m diameter pinhole allows the high frequency noise to be removed from the beam to provide a clean Gaussian profile. The diverging beam travels 2 m over an optical table to a Lloyd's Mirror Interferometer mounted on a rotation stage. The portion of the beam which is reflected off the mirror surface interferes with the part of the beam that is directly incident on the sample (Figure 3a). The interference leads to a standing wave intensity distribution in the photoresist (Figure 3b) with a period $P = \lambda / (2\sin\theta)$, where λ is the wavelength of the laser beams, and θ the half angle at which two beams intersect. The period can therefore be adjusted by changing the angle θ of the rotation stage. After the resist is developed, parallel stripes on the sample surface are present. Mesh-like patterns can be obtained using a double-exposure technique, where after the first exposure the substrate is rotated by 90° and is exposed again.

To start with, Si (100) is cut in 2cm x 2cm chips and cleaned in acetone in an ultrasonic bath. The diced wafers are then rinsed by IPA and a

nickel (1nm) – gold (10nm) metal film is deposited by e-beam evaporation (figure 4). A 300nm-thick MaN-2403 negative resist is coated and baked at 90°C for 1min. To prevent the back reflection at the substrate-resist interface, a 200nm-thick anti-reflection coating layer (ARC: AZ-BARLi-II 90) is coated underneath the photoresist layer. The sample is then exposed in the Lloyd's mirror type LIL setup with a double exposure by the 90° sample rotation after the first exposure. The unexposed photoresist is further removed by proper development leaving behind a homogeneous mask with arrays of cylindrical holes. The pattern is subsequently transferred to the ARC layer by RIE in O₂/Ar gas and directional ion milling with argon ions is used to transfer these features to the metallic layer that was deposited underneath the photoresist film. The regions that are not protected by the photoresist are etched away. The remaining photoresist on top is then removed with a gentle oxygen plasma treatment of the surface, resulting in a continuous layer of metal with a perfectly ordered array of holes over a macroscopic area.




Figure 3 – Interference pattern from a single exposure: (a) generation of interference fringe patterns. (b) Simulation of line interference pattern for a single exposure (500nm period).




Figure 4 – Overview of the main steps used during the fabrication of the metallic mesh by LIL: A metallic film is first deposited on a silicon substrate. An ARC and photoresist is then exposed by LIL and after development the pattern is successively transferred to the ARC and the metallic layer by dry etching. The polymer layers are finally removed by O₂ plasma etching.

3. Silicon nanowires formation

Principle of metal assisted chemical etching (MACE):

Metal-assisted chemical etching is an alternative to the dry etching method. This is a wet but highly anisotropic process. MACE has recently been applied to fabricate high aspect ratio SiNWs [43], three-dimensional, well-defined nanostructures [44] and porous Si [45]. In MACE, a metal catalyst such as Au, Pt, or Ag is deposited onto a silicon surface either as nanoparticles or as a discontinuous thin film that locally increases dissolution of silicon in an etch solution of hydrofluoric acid (HF) and hydrogen peroxide (H₂O₂). The localized electrochemical reaction with the metal region acting as a microscopic cathode and the metal-semiconductor interface acting as the anode is shown in Figure 5. The oxidant (H₂O₂) used in the etching solution gets

reduced locally on the surface of the catalyst where the role of the metal is to reduce the activation energy required for the reduction of the oxidant (gain of electrons). The reduction of the oxidant in the presence of protonated Hydrogen (H⁺) coming from the acidic solution (HF) results in the injection of holes into the semiconductor region surrounding the metal layer. The etching rate of the Si underneath the noble metal is much faster than that of the Si without metal coverage [46]. Therefore, the noble metal sinks into the Si substrate producing a high aspect ratio structure without net consumption of the noble metal. The pattern of the noble metal thus can be engraved into the Si substrate to produce nanostructures [47]. Hence, as a wet etching process without high energy ions involved, MACE relieves the lattice damage from dry etching process and eliminates the etching depth limitations for features with small lateral dimensions [48].





Figure 5 – Schematic illustration of the metal-assisted chemical etching of Si in diluted HF/H₂O₂ diluted solution.


In the current work gold was used as a catalytic metal. The surface of the gold facing the etching solution acts as the cathode (figure 5), which catalyzes H₂O₂ reduction, consuming H and electrons (e⁻). It could be described by the following reactions:

At the cathode:




The surface of the gold facing the Si works as the anode and catalyzes Si oxidation, generating H and e⁻, which is described as:

At the anode:



The overall reaction could be written in the following way:

Net reaction:



Unlike wet chemical etching, the metal layer sinks to the bottom and travels along with the semiconductor which helps to achieve higher aspect ratios and novel surface morphologies. The lateral

dimension of the structure formed is limited by the dimension of the metal mesh made using lithography and the vertical dimension is controlled by the etch time.

Metal-assisted Si etching depends on several parameters, for instance:

- the type of deposited metal (Pt, Ag, Au, etc.)
- the dopant type and doping level (n- or p-type)
- etching time, temperature of etching and ambient illumination
- concentration of etchants (HF, H₂O₂, dilution)
- wafer orientation (<100>, <111>, <110>, <113>)
- morphology of the metal film (single particles, discontinuous or continuous film)

Therefore, Si structures with different morphologies and properties can be produced by varying these parameters.

Ordered silicon nanowire arrays fabrication:

The Si nanowires are formed by immersing the gold mesh-loaded silicon substrate in a solution of [HF (5 M) : H₂O₂ (30%)] = 10 : 1 at room temperature and ambient illumination. Under these conditions, the silicon is selectively and anisotropically etched under the gold at the rate of 700 nm/min leaving behind a well-ordered array of vertically standing SiNWs (figure 6). Our samples are typically etched less than 5min to create up to 4μm in length.




Figure 6 – SEM images of SiNW array after the anisotropic wet etching process (scale bars are 5μm and 1μm respectively for figure 6a and 6b). SiNWs sticking together during the drying process (figure 6c, scale bare is 1μm).

5. Discussion

The method enables control of the diameter in a wide range, from ~100nm to ~600nm. The length of Si nanowires varies linearly with the etching time, allowing easy control of their length. The upper parts of nanowires may be bent and stuck together if the Si nanowires have a relatively large aspect ratio (ratio of length to diameter) and a high surface density (figure 6c). The nanowires tend to form bundles of nanowires. The formation of bundles of nanowires is attributed to surface tension forces exerted on the nanowires during the drying of the sample, which is a common phenomenon for drying of long nanowire arrays from the solvent. This can be prevented with super-critical CO₂ drying.

4. Conclusion

In summary, large-area vertically ordered silicon nanowire arrays have been fabricated

with low-cost and high throughput by a catalytic templated etching process. A combination of 2D non-close-packed silica colloidal crystal template or laser interference lithography to create a gold nanohole array on a silicon substrate and metal-assisted chemical etching, a wet but directional etching process, can produce high aspect ratio silicon nanowires with controlled diameter, length, and density. Since the etching step takes place at room temperature, no metal impurities should be incorporated in the core of the nanowires, and surface contamination can be removed. Further, surface damage should not be a concern as no high energy ions are involved in the process. The vertically ordered silicon nanowires synthesized by the current method may find multiple applications in array devices, such as field-effect transistors, sensors, electrodes, and two-dimensional photonic crystals.

References

1. Cui Y., Duan X, Hu J., and Lieber C. M. Doping and Electrical Transport in Silicon Nanowires // *J. Phys. Chem.* – 2000.- Vol.104. – P. 5213–5216.
2. Punchaipetch J. Wu, P., Wallace R. M., and Coffer J. L. Fabrication and Optical Properties of Erbium-Doped Germanium Nanowires // *Adv. Mater.* – 2004. Vol.16. – P. 1444–1448.
3. Hochbaum A. I., Chen R., Delgado R. D., Liang W., Garnett E. C., Najarian M., Majumdar A. and Yang P. Enhanced thermoelectric performance of rough silicon nanowires // *Nature.* – 2008. – Vol. 451. – P. 163–167.
4. Atabaki A. H., Moazeni S., Pavanello F., Gevorgyan H., Notaros J., Alloatti L., Wade M. T., Sun C., Kruger S. A., Meng H., Qubaisi K. Al, Wang I., Zhang B., Khilo A., Baiocco C. V., Popovi'c M. A., Stojanovi'c V. M., and Ram R. J. Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip // *Nature.* – 2018. – Vol.556. – P. 349–354.
5. Deb S. K., Wilding M., Somayazulu M., and McMillan P. F. Pressure -induced amorphization and an amorphous–amorphous transition in densified porous silicon // *Nature.* – 2001. – Vol. 414. – P. 528–530.
6. Yang P., Yan R., and Fardy M. Semiconductor nanowire: what 's next? // *Nano Lett.*- 2010.- Vol.10. P.1529–1536.
7. Cui Y., Zhong Z., Wang D., Wang W.U., and Lieber C.M. High performance silicon nanowire field effect transistors // *Nano Lett.*- 2003.- Vol.3. – P. 149–152.
8. Patolsky F., Zheng G., and Lieber C.M. Nanowire sensors for medicine and the life sciences // *Nanomedicine.* – 2006. – Vol.1. – P.51–65.
9. Garnett E and Yang P. Light Trapping in Silicon Nanowire Solar Cells // *Nano Lett.* – 2010. – Vol.10. – P.1082–1087.
10. Walavalkar S.S., Hofmann C.E., Homyk A.P., Henry M.D., Atwater H.A., and Scherer A. Tunable visible and near-IR emission from sub-10 nm etched single-crystal Si nanopillars // *Nano Lett.* – 2010.-Vol.10. – P. 4423–4428.
11. Law M., Goldberger J., Yang P. Semiconductor nanowires and nanotubes // *Annu. Rev. Mater. Res.*-2004. – Vol.34. – P. 83–122.
12. Hu J., Odom T.W., Lieber C.M. Chemistry and physics in one dimension: synthesis and properties of nanowires and nanotubes // *Acc. Chem. Res.* -1999. – Vol.32. P. 435–445.
13. Chan C. K., Peng H., Liu G., McIlwarth K., Zhang X. F., Huggins R. A., and Cui Y. High-performance lithium battery anodes using silicon nanowires // *Nat. Nanotechnology.*- 2008. – Vol.3. – P. 31–35.
14. Qu Y., Liao L., Li Y., Zhang H., Huang Y., and Duan X. Electrically Conductive and Optically Active Porous Silicon Nanowires // *Nano Lett.* – 2009. – Vol.9. – P.4539–4543.
15. Schmidt V., Riel H., Senz S., Karg S., Riess W., and Gösele U. Realization of a Silicon Nanowire Vertical Surround-Gate Field-Effect Transistor // *Small.* -2005. – Vol.2. – P. 85–88.
16. Morales A. M. and Lieber C. M. A Laser Ablation Method for the Synthesis of Crystalline Semiconductor Nanowires // *Science.* -1998. – Vol.279. – P. 208.
17. Wang N., Zhang Y. F., Tang Y. H., Lee C. S. and Lee S. T. SiO₂-enhanced synthesis of Si nanowires by laser ablation // *Appl. Phys. Lett.* – 1998. – Vol.73. – P. 3902–3904.
18. Yu D. P., Bai Z. G., Ding Y., Hang Q. L., Zhang H. Z., Wang J. J., Zou Y. H., Qian W., Xiong G. C., Zhou H. T. and Feng S. Q. Nanoscale silicon wires synthesized using simple physical evaporation // *Appl. Phys. Lett.* – 1998. – Vol.72. – P. 3458–3460.

19. Fujii H., Matsukawa T., Kanemaru S., Yokoyama H. and Itoh J. Characterization of electrical conduction in silicon nanowire by scanning Maxwell-stress microscopy // *Appl. Phys. Lett.* – 2001. – Vol.78. – P. 2560–2562.
20. Hochbaum A. I., Fan R., He R., and Yang P. Controlled Growth of Si Nanowire Arrays for Device Integration // *Nano Lett.* – 2005. Vol.5. – P.457–460.
21. Schmidt V., Senz S., Gösele U. Diameter-Dependent Growth Direction of Epitaxial Silicon Nanowires // *Nano Lett.* – 2005. – Vol.5. – P. 931–935.
22. Mussabek G., Lysenko V., Yermukhamed D., Sivakov V., Timoshenko V.Y. Thermally induced evolution of the structure and optical properties of silicon nanowires // *Results in Physics.* 2020. – Vol.18. – P. 103258.
23. Peng K., Lu A., Zhang R. and Lee. Motility of Metal Nanoparticles in Silicon and Induced Anisotropic Silicon Etching // *Adv. Funct. Mater.* – 2008. – Vol.18. – P. 3026–3035.
24. Dawood M. K., Liew T. H., Lianto P., Hong M. H., Tripathy S., Thong J. T. L. and Choi W. K. Interference lithographically defined and catalytically etched, large-area silicon nanocones from nanowires // *Nanotechnology.* -2010. – Vol.21. – P. 205305.
25. Tsujino K. and Matsumura M. Helical Nanoholes Bored in Silicon by Wet Chemical Etching Using Platinum Nanoparticles as Catalyst // *Electrochem And Solid-State Lett.* – 2005. – Vol.8. – P. 193.
26. Hildreth O. J., Lin W., and Wong C. P. Effect of Catalyst Shape and Etchant Composition on Etching Direction in Metal-Assisted Chemical Etching of Silicon to Fabricate 3D Nanostructures // *ACS Nano* – 2001. – Vol.3. – P. 4033–4042.
27. Chun I. S., Chow E. K., and Li X. Nanoscale three-dimensional pattern formation in light emitting porous silicon // *Appl. Phys. Lett.* – 2008. Vol.92. – P. 191113.
28. Huang Z., Fang H., and Zhu J. Fabrication of Silicon Nanowire Arrays with Controlled Diameter, Length, and Density // *Adv. Mater.* – 2007. – Vol.19. – P. 744–748.
29. Wang Y., Zhang M., Lai Y., and Chi L. Advanced colloidal lithography: From patterning to applications // *Nano Today.* – 2018. – Vol.22. -P. 36–61.
30. Kosiorok A., Kandulski W., Chudzinski P., Kempa K., and Giersig M. Shadow nanosphere lithography: Simulation and experiment // *Nano Lett.* – 2004. – Vol.4. P. 1359–1363.
31. Deckman H. W. and Dunsmuir J. H. Natural lithography // *Appl. Phys. Lett.* – 1982. – Vol.41. – P. 377–379.
32. Lospinoso D., Colombelli A., Lomascolo M., Rella R., and Manera M.G. Self-assembled metal nanohole arrays with tunable plasmonic properties for SERS single-molecule detection // *Nanomaterials* – 2022. – Vol.12. – P. 380.
33. Dommelen R. van, Fanzio P., and Sasso L. Surface self-assembly of colloidal crystals for micro- and nano-patterning // *Adv. Colloid Interface Sci.* – 2018. -Vol. 251. P. 97–114.
34. Ye X. and Qi L. Two-dimensionally patterned nanostructures based on monolayer colloidal crystals: Controllable fabrication, assembly, and applications // *Nano Today.* 2011. – Vol.6. – P. 608–631.
35. Chandramohan A., Sibirev N.V., Dubrovskii V.G., Petty M.C., Gallant A.J., and Zeze D.A. Model for large-area monolayer coverage of polystyrene nanospheres by spin coating // *Sci. Rep.* – 2017. – Vol.7. – P. 40888.
36. Fischer U. C. and Zingsheim H. P. Submicroscopic pattern replication with visible light // *Journal of Vacuum Science & Technology.* – 1981. – Vol.19. – P. 881–885.
37. Hultheen J. C. and Duayne R. P. V. Nanosphere lithography: A materials general fabrication process for periodic particle array surfaces // *J. Vac. Sci. Technol. A.* – 1995. – Vol.13. – P.1553–1558.
38. Zhang X., Yonzon C. R., and Van Duayne R. P. Nanosphere lithography fabricated plasmonic materials and their applications // *Journal of Materials Research.* – 2006. Vol. 21. – no. 5. – P. 1083–1092.
39. Haginoya C., Ishibashi M., and Koike K. Nanostructure array fabrication with a size-controllable natural lithography // *Appl. Phys. Lett.* – 1997. – Vol.71. – P. 2934–2936.
40. Lai N. D., Liang W. P., Lin J. H., Hsu C. C., and Lin C. H. Fabrication of two- and three-dimensional periodic structures by multi-exposure of two-beam interference technique // *Optics Express* – 2005. – Vol.13. – P. 9605–9611.
41. Savas T. A., Schattenburg M. L., Carter J. M. and Smitha H. I. Large-area achromatic interferometric lithography for 100 nm period gratings and grids // *J. Vac. Sci. Technol. B.* – 1996. – Vol.14. – P. 4167–4170.
42. Schattenburg M. L., Aucoin R. J., and Fleming R.C. Optically matched trilevel resist process for nanostructure fabrication // *J. Vac. Sci. Technol. B.* – 1995. – Vol.13. – P. 3007–3011.
43. Zhang M-L, Peng K-Q, Fan X., Jie J-S, Zhang R-Q, Lee S-T, and Wong N-B. Preparation of Large-Area Uniform Silicon Nanowires Arrays through Metal-Assisted Chemical Etching // *J. Phys. Chem. C.* – 2008. – Vol.112 (12). – 2008. – P.4444–4450.
44. Hildreth O. J., Lin W., and Wong C. P. Effect of Catalyst Shape and Etchant Composition on Etching Direction in Metal-Assisted Chemical Etching of Silicon to Fabricate 3D Nanostructures // *ACS Nano.* -2009. -Vol.3. – P.4033–4042.
45. Li X. and Bohn. P. W. Metal-assisted chemical etching in HF/H₂O₂ produces porous silicon // *Appl. Phys. Lett.* – 2000. – Vol.77. – P. 2572–2574.
46. Huang Z., Geyer N., Werner P., Boor J. De, and Gösele U. Metal-assisted chemical etching of silicon: A review // *Advanced Materials.* – 2001. – Vol.23. P. 285–308.
47. Li X. Metal assisted chemical etching for high aspect ratio nanostructures: A review of characteristics and applications in photovoltaics // *Current Opinion in Solid State and Materials Science.* -2012. Vol.16. P.71-81.
48. Mohseni P.K., Kim S.H., Zhao X., Balasundaram K., Kim J.D., Pan L., Rogers J.A., Coleman J.J., and Li X. GaAs pillar array-based light emitting diodes fabricated by metal-assisted chemical etching // *Journal of Applied Physics.* – 2013. – Vol.114. – P. 064909.